

ABSTRACT OF THE DISCLOSURE

A multiprocessor system is obtained which is capable of efficiently debugging a plurality of processors, while allowing cost reduction. A chip (1) has CPUs (7₀, 7₁), debug executing units (8₀, 8₁), TAP controllers (9₀, 9₁), a selecting circuit (10), and a 5 single set of terminals including terminals (2) to (6). When only the CPU (7₀) is to be debugged, a TAP controller (100) sets a register (101) so that a signal (S11) is "H" and a signal (S12) is "L." When only the CPU (7₁) is to be debugged, the TAP controller (100) sets the (100) register (101) so that the signal (S11) is "L" and the signal (S12) is "H." When both CPUs (7₀) and (7₁) are to be debugged, the TAP controller (100) sets the 10 register (101) so that the signals (S11) and (S12) are both "H."